Abstract: An active self-interference (SI) cancellation technique for SAW-less receiver linearity improvement is proposed. The active canceler combines programmable gain and phase in a single stage and is co-designed with a highly-linear LNA, achieving low noise and low power. A cross-modulation mechanism of the SI canceler is identified and strongly suppressed thanks to the introduction of an internal resistive feedback, enabling high effective receiver IIP3. TX leakage of up to −4 dBm of power is suppressed by over 30 dB at the input of the LNA, with benefits for the entire receiver in terms of IIP3, IIP2, and reciprocal mixing. The design was done in a 40 nm CMOS technology. The system, including receiver and active SI canceler, consumes less than 25 mW of power. When the canceler is enabled, it has an NF of 3.9-4.6 dB between 1.7 and 2.4 GHz and an effective IIP3 greater than 35 dBm.
Introduction
The evolution of mobile communication technologies ranging from GSM to the future 5G has continuously required increased data rates and quality of service and, in general, the miniaturization of devices and costs reduction. Off-chip Surface Acoustic Wave (SAW) filters are typically used to reject out-of-band interferers and Self-Interference (SI) signals (or transmitter leakage) but cause a significant form factor burden, even more so when the device operates over a large number of bands and uses multiple antennas. Also, the reconfigurability of receivers with SAW filters is difficult to achieve. Much attention is now focused toward SAW-less receivers, and several architectures have been proposed that are capable of tolerating large SI signals. There are various challenges that arise with the SAW-less receivers. For instance, when operating in Frequency Division Multiplexing (FDD) mode, where the transmitter (TX) and receiver (RX) operate simultaneously in different frequency bands, the TX leakage could inter-modulate with the out-of-band (OOB) blockers, thereby resulting in in-band third-order and second-order intermodulation, as well as generate reciprocal mixing. Furthermore, wideband TX noise leakage in the receive band can severely degrade receiver sensitivity [1] . Transceivers operating in Full Duplex (FD) mode, where the TX and RX overlap in time and frequency, are inherently SAW-less and pose an even greater SI challenge since a very large (in the order of 110 dB [2] ) TX-RX isolation must be ensured, which also requires very high in-band linearity.
In a single-antenna transceiver, a circulator can be used to provide isolation between transmitter and receiver. Alternatively, isolation can be achieved using separate antennas for transmitter and receiver. This basic isolation can be improved using RF cancelation architectures, either based on an RF canceller [3, 4] or on an auxiliary transmitter [5] . The use on an auxiliary transmitter allows to more than 25 dB of leakage suppression, which highlights an intrinsic linearity limitation from the canceler. A low-power mixer-first receiver with passive mixer based self-interference cancellation is proposed in [21] for dual antenna FD. It handles a SI of up to −10 dBm and 25 dB of suppression is achieved over a limited bandwidth. Moreover, the effective IIP3 improvement is limited. The SI cancellation is done after the mixer, hence, reciprocal mixing is an issue for this architecture. A passive canceler based on an analog FIR filter in the RF side and another FIR filter in the baseband was proposed by [22] for dual antenna FD systems. The FIR filter taps consist basically of a true-time-delay circuit, a buffer and a variable gain amplifier. A 40 MHz cancellation bandwidth was achieved over a 50 dB leakage cancellation, however at the expense of high power consumption and noise degradation which scales with the number of FIR taps.
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System Architecture and Requirements
The proposed receiver with active SIC is shown in Figure 1 . The analog RF canceler senses the TX signal from the PA and cancels out the modulated TX leakage signal at the input of the LNA. An auxiliary receive path is used to sense the broadband TX noise and cancel it out in the digital domain, as reported in [244] . Digital cancellation also allows to improve the cancellation level provided by the RF canceller and to extend the cancellation bandwidth. This issue however, is not covered in this work due to space limitations. The choice of cancelling the leakage signal at the LNA input relaxes the stringent linearity requirement of the entire receive chain, including the LNA, both in terms of IIP2 and IIP3, and reciprocal mixing is strongly reduced. However, the noise of the canceler is directly seen at the receiver input port and, therefore, the canceler must be designed with lower noise contribution. Canceling the SI after the LNA, e.g., as proposed in [255] , could result in LNA clipping and receiver desensitization at large SI levels. Similar considerations apply to the SI architecture 
The proposed receiver with active SIC is shown in Figure 1 . The analog RF canceler senses the TX signal from the PA and cancels out the modulated TX leakage signal at the input of the LNA. An auxiliary receive path is used to sense the broadband TX noise and cancel it out in the digital domain, as reported in [24] . Digital cancellation also allows to improve the cancellation level provided by the RF canceller and to extend the cancellation bandwidth. This issue however, is not covered in this work due to space limitations. The choice of cancelling the leakage signal at the LNA input relaxes the stringent linearity requirement of the entire receive chain, including the LNA, both in terms of IIP2 and IIP3, and reciprocal mixing is strongly reduced. However, the noise of the canceler is directly seen at the receiver input port and, therefore, the canceler must be designed with lower noise contribution. Canceling the SI after the LNA, e.g., as proposed in [25] , could result in LNA clipping and receiver desensitization at large SI levels. Similar considerations apply to the SI architecture proposed in [22] , where SIC is carried out at baseband. Furthermore, the introduction of a down-conversion mixer in the SIC path may cause reciprocal mixing with the LO phase noise, further increasing the RX noise.
Receive Chain

Requirements for FDD
In a dual antenna mobile terminal, the isolation between TX and RX antennas can be around 20 dB to 30 dB [17] . Here, we assume 25 dB TX-RX antenna isolation as a typical value. For the FDD scenario, we consider as a reference 4G LTE band 2 with 20 MHz channel bandwidth [26] . With the maximum TX power of 23 dBm, the maximum TX leakage signal arriving at the RX antenna is −2 dBm. Removing external filters in front of the receiver, OOB blockers as high as −15 dBm may be present at the receiver input together with the −2 dBm TX leakage. This can cause strong in-band intermodulation if the receiver IIP3 is not sufficiently high. In the presence of a strong OOB blocker, the receiver sensitivity of −92 dBm (for QPSK modulated wanted signals) can be degraded by 9 dB for 20 MHz channel bandwidth [26] . Considering a signal-to-noise ratio of −1 dB for QPSK, the maximum noise + distortion level is −82 dBm. Assuming, pessimistically, that the receiver has the maximum allowed noise figure of 9.8 dB, which barely meets the sensitivity requirement, the maximum third-order intermodulation level is −82.6 dBm. Hence, in the worst case, i.e., when the OOB blocker appears at a frequency offset from the receiver that is exactly twice the TX-RX frequency spacing, the effective receiver IIP3 (as defined in [18] ) should be larger than −2 dBm + (−15 + 82.6)/2 = 31.8 dBm. Such a high value is nearly impossible to achieve using standard LNA design techniques and represents a challenging target even for SIC FDD receiver architectures. Assuming an RF SIC of 20 dB in front of the receiver, the receiver IIP3 requirement is decreased by the same amount to a more feasible value of 11.8 dBm. Nonetheless, the nonlinearities of the canceller are also very important and can easily become the bottleneck for the entire receiver. To illustrate this issue, we refer to proposed in [21] , where SIC is carried out at baseband. Furthermore, the introduction of a downconversion mixer in the SIC path may cause reciprocal mixing with the LO phase noise, further increasing the RX noise.
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Requirements for FDD
In a dual antenna mobile terminal, the isolation between TX and RX antennas can be around 20 dB to 30 dB [17] . Here, we assume 25 dB TX-RX antenna isolation as a typical value. For the FDD scenario, we consider as a reference 4G LTE band 2 with 20 MHz channel bandwidth [266] . With the maximum TX power of 23 dBm, the maximum TX leakage signal arriving at the RX antenna is −2 dBm. Removing external filters in front of the receiver, OOB blockers as high as −15 dBm may be present at the receiver input together with the −2 dBm TX leakage. This can cause strong in-band intermodulation if the receiver IIP3 is not sufficiently high. In the presence of a strong OOB blocker, the receiver sensitivity of −92 dBm (for QPSK modulated wanted signals) can be degraded by 9 dB for 20 MHz channel bandwidth [266] . Considering a signal-to-noise ratio of −1 dB for QPSK, the maximum noise + distortion level is −82 dBm. Assuming, pessimistically, that the receiver has the maximum allowed noise figure of 9.8 dB, which barely meets the sensitivity requirement, the maximum third-order intermodulation level is −82.6 dBm. Hence, in the worst case, i.e., when the OOB blocker appears at a frequency offset from the receiver that is exactly twice the TX-RX frequency spacing, the effective receiver IIP3 (as defined in [17] ) should be larger than −2 dBm + (−15 + 82.6)/2 = 31.8 dBm. Such a high value is nearly impossible to achieve using standard LNA design techniques and represents a challenging target even for SIC FDD receiver architectures. Assuming an RF SIC of 20 dB in front of the receiver, the receiver IIP3 requirement is decreased by the same amount to a more feasible value of 11.8 dBm. Nonetheless, the nonlinearities of the canceller are also very important and can easily become the bottleneck for the entire receiver. To illustrate this issue, we refer to Figure 2 . The canceler sees the large TX signal at the input (VTX) and a large blocker signal (VBK) at the output. This causes two types of nonlinearities. First, due to the nonlinear canceler gain, the TX signal generates intermodulation products in the vicinity of the TX band. In FD mode, since TX and RX bands coincide, this is the main nonlinearity mechanism affecting the receiver effective IIP3. Second, due to the canceler limited reverse isolation, its output signals, including its nonlinear products, are modulated by the blocker at the canceler output (i.e., at the receiver input). This creates crossmodulation products between the TX signal and the blocker, that degrades the SIC receiver effective IIP3 in FDD mode. We express the canceler characteristic using a Taylor series expansion as follows:
and we assume that the TX signal is given by two tones (V = V cos(ω t) + V cos(ω t)) and the blocker is CW (V = V cos(ω t)). The two nonlinear mechanisms described above generate two distinct 3rd order nonlinear products: the intermodulation between the TX input tones (Vo,IM3) and the cross-modulation between the TX tones and the blocker (Vo,XM3). The canceler sees the large TX signal at the input (V TX ) and a large blocker signal (V BK ) at the output. This causes two types of nonlinearities. First, due to the nonlinear canceler gain, the TX signal generates intermodulation products in the vicinity of the TX band. In FD mode, since TX and RX bands coincide, this is the main nonlinearity mechanism affecting the receiver effective IIP3. Second, due to the canceler limited reverse isolation, its output signals, including its nonlinear products, are modulated by the blocker at the canceler output (i.e., at the receiver input). This creates cross-modulation products between the TX signal and the blocker, that degrades the SIC receiver effective IIP3 in FDD mode. We express the canceler characteristic using a Taylor series expansion as follows:
and we assume that the TX signal is given by two tones (V TX = V A cos(ω 1 t) + V A cos(ω 2 t)) and the blocker is CW (V BK = V B cos(ω B t)). The two nonlinear mechanisms described above generate two distinct 3rd order nonlinear products: the intermodulation between the TX input tones (V o,IM3 ) and the cross-modulation between the TX tones and the blocker (V o,XM3 ).
To mitigate the cross-modulation product, which is the limiting factor in FDD mode, a feedback path (β) is introduced from the canceler output to its input. Hence, the canceler input signal becomes V IN = V TX − βV B , and an additional cross-modulation term is generated as follows:
Setting the feedback factor properly (β = λα 2 /α 3 ) the two cross-modulation products cancel each other: V o,XM3 + V o,XM3 ∼ = 0. Notice that since both the canceler gain (α 1 ) and the feedback factor (β) are small, the loop gain is much smaller than one and hence no stability issue arises.
Requirements for FD
In full duplex transceivers, the simultaneous transmission and reception of signals at the same time and frequency makes self-interference cancellation an even greater challenge. For this reason, FD transceivers typically target communication links over shorter distances, where lower transmitted power levels and receiver sensitivities can be tolerated. In this work, we envision a dual antenna FD system with a transmitted power of 10 dBm and a sensitivity of −82 dBm. Assuming 25 dB antenna isolation, the TX leakage is −15 dBm and the total cancellation needed to have the SI below the RX sensitivity is (82 − 25 + 10 =) 67 dB. The use of an RF canceler would not be able to achieve this cancellation due to nonidealities and low resolution constraints in the canceler design. Assuming 27 dB of cancellation in the RF domain, the further 40 dB would be done in digital domain (e.g., using an auxiliary path). Notice that both the TIA and the ADC must have a dynamic range (DR) greater than 40 dB. The effective receiver in-band IIP3 requirement can be computed assuming a 3 dB sensitivity degradation when the transmitted power is maximum, i.e., −15 + (−15 + 82)/2 = 18.5 dBm.
Self-Interference Canceler Architecture
Prior works have proposed different ways of generating the SI cancellation signal. In [18] , the SI canceller consists of a variable phase shifter followed by a programmable gain amplifier. Cascading the two functions degrades noise and linearity performances and raises the power consumption. An alternative solution to generate the cancellation signal requires the use of a passive RC-CR quadrature splitter followed by two programmable gain amplifiers [27] . A single-stage RC-CR can be used since a high precision quadrature is not required for this application. Nonetheless, the quadrature splitter loads the driving stage and increases the noise. In this work, the generation of the cancellation signal was achieved by merging the quadrature splitter with the variable gain functions. The canceller acts as two transconductors that generate and in-phase current signal (I) and a quadrature current signal (Q), as shown in Figure 3 . Both I and Q are generated by independently programmable transconductors. Hence, the vector sum of these currents can be set to be equal in magnitude and opposite in phase to the SI current at the receiver input.
An important observation from [27] is that the quadrature precision has relaxed requirements. In fact, assuming that the vector signals (I and Q) generated by the transconductors are not in perfect quadrature but have a phase error ∆Φ, as illustrated in Figure 4a . The result is that the sum vector will be I + Q instead of I + Q. Since both I and Q are independently programmable, it will be possible to adjust the magnitude of I and Q such that the desired vector is generated. However, the phase error will reduce the maximum magnitude that can be generated from A to A = Acos(∆Φ). So, if a 5% range reduction is acceptable, the maximum quadrature error will be arccos(0.95) = 18.2 • .
loads the driving stage and increases the noise. In this work, the generation of the cancellation signal was achieved by merging the quadrature splitter with the variable gain functions. The canceller acts as two transconductors that generate and in-phase current signal (I) and a quadrature current signal (Q), as shown in Figure 3 . Both I and Q are generated by independently programmable transconductors. Hence, the vector sum of these currents can be set to be equal in magnitude and opposite in phase to the SI current at the receiver input. An important observation from [277] is that the quadrature precision has relaxed requirements. In fact, assuming that the vector signals (I and Q) generated by the transconductors are not in perfect 
Magnitude and Phase Errors on Cancellation
The required resolution of the canceler depends on the desired cancellation level. In practice, the cancellation level is also severely limited by the frequency selectivity of the coupling between the TX and RX antennas. As shown in [17] , considering a typical mobile platform size of 6 cm by 10 cm, a pair of planar inverted-F antennas, commonly used for mobile wireless applications, show a typical coupling of −20 dB and a group delay in the order of 2 ns. For a broadband canceler, this delay results in a minimum cancellation of 20 dB over a 14 MHz bandwidth. Hence, for a broadband canceler such as the one considered in this work, it is reasonable to determine the required canceler resolution based on a target cancellation level of 27 dB.
If the canceler is affected by a finite magnitude error (V ε ) and phase error (∅), the resulting relative cancellation error is computed as follows:
where V SI is the self-interference signal, V canc is the cancellation signal from the canceler, ∅ is the phase error, ε is the magnitude error and V ε is the residual leakage signal. The maximum magnitude and phase errors for 20, 25 and 30 dB of cancellation are plotted in Figure 4c . If a canceler architecture based on a phase shifter followed by a variable gain was chosen, the required phase and magnitude resolution for 25 dB cancellation would be 3.2 • and 5.6% respectively. While the magnitude accuracy of 5.6% is easily achievable, a phase shifter wit better than 3.2 • resolution is not trivial. The chosen architecture based on two quadrature vectors significantly relaxes the resolution requirements. In fact, assuming each I and Q vector to be programmable with n bits, the minimum achievable cancellation level is [28] SIC dB = 20 log 2 n √ 2
with n = 5 bits a SIC greater than 27.1 dB can be ensured.
J. Low Power Electron. Appl. 2017, 7, 27 6 of 17 quadrature but have a phase error ΔΦ, as illustrated in Figure 4a . The result is that the sum vector will be I + Q′ instead of I + Q. Since both I and Q are independently programmable, it will be possible to adjust the magnitude of I and Q′ such that the desired vector is generated. However, the phase error will reduce the maximum magnitude that can be generated from A to A′ = Acos(ΔΦ ). So, if a 5% range reduction is acceptable, the maximum quadrature error will be arccos(0.95) = 18.2°.
The required resolution of the canceler depends on the desired cancellation level. In practice, the cancellation level is also severely limited by the frequency selectivity of the coupling between the TX and RX antennas. As shown in [Error! Reference source not found.], considering a typical mobile platform size of 6 cm by 10 cm, a pair of planar inverted-F antennas, commonly used for mobile wireless applications, show a typical coupling of −20 dB and a group delay in the order of 2 ns. For a broadband canceler, this delay results in a minimum cancellation of 20 dB over a 14 MHz bandwidth. Hence, for a broadband canceler such as the one considered in this work, it is reasonable to determine the required canceler resolution based on a target cancellation level of 27 dB.
If the canceler is affected by a finite magnitude error (V) and phase error (∅), the resulting relative cancellation error is computed as follows:
where V is the self-interference signal, V is the cancellation signal from the canceler, ∅ is the phase error, ε is the magnitude error and V is the residual leakage signal. The maximum magnitude and phase errors for 20, 25 and 30 dB of cancellation are plotted in Figure 4c . If a canceler architecture based on a phase shifter followed by a variable gain was chosen, the required phase and magnitude resolution for 25 dB cancellation would be 3.2° and 5.6% respectively. While the magnitude accuracy of 5.6% is easily achievable, a phase shifter wit better than 3.2° resolution is not trivial. The chosen architecture based on two quadrature vectors significantly relaxes the resolution requirements. In fact, assuming each I and Q vector to be programmable with n bits, the minimum achievable cancellation level is [288]
with n = 5 bits a SIC greater than 27.1 dB can be ensured. 
System Implementation
The system is designed in 40 nm CMOS technology. Figure 5 shows the full system design that includes active self-interference canceler, LNTA, mixer, and TIA. 
Low Noise Transconductance Amplifier (LNTA) Design
The LNTA, shown in Figure 5 , was designed based on the topology described in detail in [1] and is used in this work primarily because of its low noise and high linearity. High linearity and low noise is achieved using a transformer based complementary common-gate stage with current reuse between NMOS and PMOS input transistors working in class-AB. The three-coil transformer acts as a balun and provides a dual differential signal to the NMOS and PMOS input pairs. The cascode stages provide high output impedance which makes it suitable for proper operation with the currentmode mixer. The main difference with respect to [1] is that the gates of the input transistors are not connected to the primary of the transformer but are simply cross-coupled. A similar approach was also followed in [8] . This allows to eliminate the external balun that was required in [1] . Crosscoupling increases significantly the immunity to common mode signals (including second-order distortion terms) that appear directly at the input of the LNA since they are equally present at the gate and at the source of the input devices. As a result, composed second order nonlinearity, which is the dominant term in the CG LNA third-order distortion, vanishes, boosting the LNA IIP3. This allows to reduce the LNA current from 6 to 4 mA while achieving an IIP3 of around 14 dBm, as shown in Figure 6a . 
The LNTA, shown in Figure 5 , was designed based on the topology described in detail in [1] and is used in this work primarily because of its low noise and high linearity. High linearity and low noise is achieved using a transformer based complementary common-gate stage with current reuse between NMOS and PMOS input transistors working in class-AB. The three-coil transformer acts as a balun and provides a dual differential signal to the NMOS and PMOS input pairs. The cascode stages provide high output impedance which makes it suitable for proper operation with the current-mode mixer. The main difference with respect to [1] is that the gates of the input transistors are not connected to the primary of the transformer but are simply cross-coupled. A similar approach was also followed in [8] . This allows to eliminate the external balun that was required in [1] . Cross-coupling increases significantly the immunity to common mode signals (including second-order distortion terms) that appear directly at the input of the LNA since they are equally present at the gate and at the source of the input devices. As a result, composed second order nonlinearity, which is the dominant term in the CG LNA third-order distortion, vanishes, boosting the LNA IIP3. This allows to reduce the LNA current from 6 to 4 mA while achieving an IIP3 of around 14 dBm, as shown in Figure 6a . For the same reason, any common-mode second-order distortion term injected by the canceler is also suppressed and does not degrade the receiver IIP3. The noise figure of the LNTA is also improved thanks to cross-coupling. Neglecting transformer losses, the noise factor of the crosscoupled common gate is NF = 1 + [29] . Shown in Figure 6b is the simulated NF of the LNA, including transformer losses. It has a NF of 1.6-2.3 dB in the range between 1.7 and 2.4 GHz.
Active Self-Interference Canceler
The schematic of the proposed active SIC is shown in Figure 5 . It consists of two parallel transconductance amplifiers (AMPI and AMPQ) with independently programmable gains and quadrature output phases. To achieve the 360° phase coverage, a replica of the AMPI and AMPQ with inverted polarities is used, but only one of the two instances is active at any given time. Each transconductance amplifier consists of an array of identical elements (slices) that can be independently enabled and disabled, providing a total transconductance gain of 20 ms, digitally programmable with 5-bits of resolution. The cancellation current produced by these amplifiers is injected directly at the secondary terminals of the LNTA input transformer. The canceler is designed to cancel up to −4 dBm of SI signal at the LNTA input and consumes a maximum of 6 mA. Each slice consists of a degenerated complementary transconductance stage. Resistive and capacitive degeneration allow to generate nearly quadrature signals.
In reality, the gate drain-capacitance determines a dominant right-hand side zero in the gain of AMPI (GmI) while the finite transistors transconductance determines a dominant pole in the gain of AMPQ (GmQ), causing a large phase deviation from ideal quadrature. The expressions of GmI and GmQ are
where ω = gm C′ ⁄ and ω = gm C ⁄ at the frequency of interest. ω is typically at a much higher frequency compared with ω . As a result, a significant phase error results that creates a tilt in the canceler output vector constellation and reduces the covered range. Adding an explicit capacitance C in parallel to the intrinsic gate-drain capacitance of AMPI lowers ω , eventually canceling out the quadrature phase error (phase compensation). The phase difference between AMPI and AMPQ before and after phase compensation is plotted in Figure 7 . For the same reason, any common-mode second-order distortion term injected by the canceler is also suppressed and does not degrade the receiver IIP3. The noise figure of the LNTA is also improved thanks to cross-coupling. Neglecting transformer losses, the noise factor of the cross-coupled common gate is NF CG = 1 + γ 2 [29] . Shown in Figure 6b is the simulated NF of the LNA, including transformer losses. It has a NF of 1.6-2.3 dB in the range between 1.7 and 2.4 GHz.
The schematic of the proposed active SIC is shown in Figure 5 . It consists of two parallel transconductance amplifiers (AMP I and AMP Q ) with independently programmable gains and quadrature output phases. To achieve the 360 • phase coverage, a replica of the AMP I and AMP Q with inverted polarities is used, but only one of the two instances is active at any given time. Each transconductance amplifier consists of an array of identical elements (slices) that can be independently enabled and disabled, providing a total transconductance gain of 20 ms, digitally programmable with 5-bits of resolution. The cancellation current produced by these amplifiers is injected directly at the secondary terminals of the LNTA input transformer. The canceler is designed to cancel up to −4 dBm of SI signal at the LNTA input and consumes a maximum of 6 mA. Each slice consists of a degenerated complementary transconductance stage. Resistive and capacitive degeneration allow to generate nearly quadrature signals.
In reality, the gate drain-capacitance determines a dominant right-hand side zero in the gain of AMP I (G mI ) while the finite transistors transconductance determines a dominant pole in the gain of AMP Q (G mQ ), causing a large phase deviation from ideal quadrature. The expressions of G mI and G mQ are
Gm Q = sC c 1 + s ω p (8) where ω z = gm I /C gd and ω p = gm Q /C c at the frequency of interest. ω z is typically at a much higher frequency compared with ω p . As a result, a significant phase error results that creates a tilt in the canceler output vector constellation and reduces the covered range. Adding an explicit capacitance C gd in parallel to the intrinsic gate-drain capacitance of AMP I lowers ω z , eventually canceling out the quadrature phase error (phase compensation). The phase difference between AMP I and AMP Q before and after phase compensation is plotted in Figure 7 . 
Canceler Noise Analysis
The canceler output noise is added directly at the input of the receiver and must be kept low to achieve low overall NF. Both AMPI and AMPQ add noise proportionally based on their transconductance, with AMPQ contributing relatively less noise thanks to the capacitive (noiseless) degeneration. The SI signal at the receiver input determines the cancelling condition set by the magnitude (Gm) and phase (θ) of the canceler transconductance (i.e., the gain settings of AMPI and AMPQ). The noise current injected at the input of the LNTA from the canceller, neglecting the feedback resistors, is given as follows:
where σ = σ = (σ ≈ 1 for γ close to 1). The noise factor expression can be simplified further as a function of the magnitude (Gm) and phase (θ) in relation to the self-interference signal as expressed in (10) .
where f(θ) = cosθ + sinθ is the excess noise factor accounting for the different contributions 
where f(θ) = cosθ + sinθ is the excess noise factor accounting for the different contributions from AMPI and AMPQ. When AMPQ is OFF f(θ) 1 and. f(θ) ≪ 1 when AMPI is off, where ω ≫ ω . The canceler noise factor referred to its input is thus calculated as F = 1 + , . The noise 
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2 ], where n is the LNA input transformer turn ratio, R LNA is the differential LNA input impedance and R FI , R FQ are the cross coupled feedback resistances for AMPI and AMPQ respectively. For n = 0.7, the canceler Gm = 20 mS and Rs = 50 Ω, the maximum noise contribution to the system when AMPI is fully ON, for f(θ) = 1 is a factor of 0.58. The entire noise factor of the system is therefore calculated as F TOT = F RX + G 2 (F canc − 1), where G is the canceler gain. 
, where n is the LNA input transformer turn ratio, R is the differential LNA input impedance and R , R are the cross coupled feedback resistances for AMPI and AMPQ respectively. For n = 0.7, the canceler Gm = 20 mS and Rs = 50 Ω, the maximum noise contribution to the system when AMPI is fully ON, for f(θ) = 1 is a factor of 0.58. The entire noise factor of the system is therefore calculated as F = F + G (F − 1), where G is the canceler gain. 
Canceler Linearization
Due to the finite output conductance of the canceler transistors (MN1-4 and MP1-4), the blocker signal at the canceler output generates cross-modulation products with the TX signal, limiting the effective receiver IIP3. To address this issue, a feedback linearization technique is introduced, as anticipated in section II. The feedback resistors (RFI and RFQ in Figure 5) were sized in such a way that a small fraction of the blocker signal appears at the AMPI and AMPQ inputs, generating intermodulation products that cancel out with the input-output cross modulation terms, improving the receiver effective IIP3. Simulation results will be reported in the next section.
Baseband Trans-Impedance Amplifier (TIA)
After the LNA a current mode passive mixer driven by a 25% duty-cycle LO was used, followed by a baseband TIA, as shown in Figure 5 . The TIA introduces a pole at 22 MHz to attenuate large OOB interferers. The TIA is based on a three-stage operational transconductance amplifier (OTA). The OTA design is based on a similar concept as the one in [30] but it has a wider bandwidth and is designed in 40 nm (versus 28 nm in [30] ), which makes the design more challenging. In order to achieve wide bandwidth for better linearity instead of using Miller compensation capacitors, stability is ensured by introducing zeros both within the OTA and in the feedback network. The first stage of the TIA consists of PMOS telescopic-cascode amplifier designed to have high gain in order to ensure high linearity, while the second stage is a full differential pair designed with both moderate gain and distortion, and the third stage work is a complementary class AB, to ensure very high output voltage swing.
Analysing the stability of the TIA, the following critical poles and zeros are identified. The first stage has a dominant pole, ωp,OTA,1 at 32 MHz and a high frequency zero, ωz,OTA,1 = 1/(RcCc). There is also a second pole at high frequency, ωp,OTA,2 ≈ Gm,L/CL,1 that must be well above the unity-gain loop bandwidth. To extend the bandwidth of the second stage, a feed-forward path is introduced through Rz and Cz. This introduces a zero-pole doublet, in which the pole, ωp,OTA,3 at 1/(RzCz) is placed two times the zero frequency, and the zero is used to cancel out the pole introduced by the second stage finite output resistance, ro,2 and its load capacitance, CL,2. Simultaneously, the pole of the second stage, ωp,OTA,3 is compensated for by the zero of the first stage ωz,OTA,1. A second dominant pole at 5 MHz, ωp,OTA,5 is created through the feedback network and the third stage at 1/(Rd//(RF + ro)Cin), where RF is 
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Simulation Results
The SIC receiver was designed in 40 nm CMOS technology and has a 1.8 V voltage supply. The active canceler draws a maximum current of 3 mA (AMP I only) or 6 mA (AMP Q only) depending on the self-interference power level and its phase. The LNTA draws a current of 4 mA, while the TIAs draw 1.8 mA each. The total power dissipation is 25 mW. The simulated performance of the canceler alongside the entire receiver chain is reported as follows. Figure 12a shows cancellation of the SI versus frequency when the SI is programmed for optimum cancellation at 2 GHz. 30 dB of cancellation over a bandwidth of 250 MHz is achieved when no delay is introduced between the TX signal and the SI. The 30 dB cancellation bandwidth shrinks to 10 MHz with a delay of 2 ns. Figure 12b also shows the cancellation of the SI as a function of the coupling phase over the entire 360 • .
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The SIC receiver was designed in 40 nm CMOS technology and has a 1.8 V voltage supply. The active canceler draws a maximum current of 3 mA (AMPI only) or 6 mA (AMPQ only) depending on the self-interference power level and its phase. The LNTA draws a current of 4 mA, while the TIAs draw 1.8 mA each. The total power dissipation is 25 mW. The simulated performance of the canceler alongside the entire receiver chain is reported as follows. Figure 12a shows cancellation of the SI versus frequency when the SI is programmed for optimum cancellation at 2 GHz. 30 dB of cancellation over a bandwidth of 250 MHz is achieved when no delay is introduced between the TX signal and the SI. The 30 dB cancellation bandwidth shrinks to 10 MHz with a delay of 2 ns. Figure 12b also shows the cancellation of the SI as a function of the coupling phase over the entire 360°. The simulated receiver NF is plotted in Figure 13 . When the receiver NF is 4 dB, the noise contribution of the canceler is around 16%, the LNA contributes around 42% and the remaining blocks (Mixer and TIAs) 2%, as illustrated in Figure 13c . The system NF with the canceler turned off is shown in Figure 13a . The system NF without canceler has a NF of 3-3.7 dB in the range of 1.7 and 2.4 GHz. When the canceler is turned ON, it goes from 3.9 dB to 4.5 dB as a function of the coupling phase. The pattern of the noise shown in Figure 13b is consistent with the analysis in Section 3. When AMPI, with degenerated resistor, is turned ON more noise is generated, while when only AMPQ is turned ON the noise decreases. Figure 14 shows the result of a two-tone test, with one from the TX and one from the blocker at 100 MHz offset. The signal spectrum is shown in Figure 14a . Plotted in Figure 14b is the ratio between blocker and IM3 (HD3) as well as the TX leakage attenuation as a function of canceler gain setting for −6 dBm TX leakage at the receiver input. For the canceler without feedback resistors the peak in HD3 does not correspond to where optimum cancellation is achieved. At the point of optimum SI cancellation, the HD3 is dominated by canceler nonlinearities which is a product of the cross-modulation between the TX signal at the canceler input and the blocker at the LNA input. Adding the feedback resistors re-aligns the peak in HD3 with the peak in SI cancellation.
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Conclusions
A highly linear and low noise receiver front-end is proposed for dual antenna systems (for Full duplex and FDD) that is based on an active self-interference canceler with a 5-bit resolution to implement an active programmable vector modulator. To meet the FD requirements, the SI cancellation can be improved in the digital domain [10] . The proposed canceler strongly attenuates the TX leakage of up to −4 dBm of power at the input of the LNA, with benefits for the entire receiver in terms of IIP3, IIP2 and reciprocal mixing. A cross-modulation mechanism of the canceler was identified and strongly suppressed thanks to resistive feedback. The effective OOB IIP3 of the receiver was improved from 14 dBm with the canceler disabled to 35 dBm with the canceler enabled. This work is benchmarked against prior works focussing on SI cancellation for FDD and full-duplex systems [12, 18, 20, 21] as shown in Table 1 . The system achieves low noise figure and high effective IIP3 thanks to the improvement of the canceler cross-modulation distortion, while dissipating low power. TX leakage cancellation is performed in front of the LNA achieving more than 30 dB of cancellation over 80 MHz bandwidth. This solution addresses also the issues of receiver IIP2 and reciprocal mixing. Among prior works, only [18] , which is tailored towards FDD applications, achieves similar IIP3 values and higher SI power handling capabilities. However, the TX leakage is effectively cancelled only after down-conversion and recombination between common-gate and common-source paths, making it prone to IIP2 and reciprocal mixing. Furthermore [18] has much higher power dissipation and higher NF. In [12] power dissipation is very low but the maximum SI is only −20 dBm. However, to be fair, it must be noticed that all of the other works reported in the table report measured results, while in this work we are presenting only simulation results. 
A highly linear and low noise receiver front-end is proposed for dual antenna systems (for Full duplex and FDD) that is based on an active self-interference canceler with a 5-bit resolution to implement an active programmable vector modulator. To meet the FD requirements, the SI cancellation can be improved in the digital domain [10] . The proposed canceler strongly attenuates the TX leakage of up to −4 dBm of power at the input of the LNA, with benefits for the entire receiver in terms of IIP3, IIP2 and reciprocal mixing. A cross-modulation mechanism of the canceler was identified and strongly suppressed thanks to resistive feedback. The effective OOB IIP3 of the receiver was improved from 14 dBm with the canceler disabled to 35 dBm with the canceler enabled. Compared with previous implementations, lower power, lower noise, and higher IIP3 with respect to self-interference was achieved.
